Parts Library
TDK InvenSense ICM-42688-P thumbnail

TDK InvenSense ICM-42688-P

TDK InvenSense ICM-42688-P is a high-precision 6-axis MEMS MotionTracking IMU combining a 3-axis gyroscope and 3-axis accelerometer with selectable gyro full-scale ranges from +/-15.625 dps to +/-2000 dps and accelerometer ranges from +/-2 g to +/-16 g. It supports host interfaces of I3C (up to 12.5 MHz), I2C (up to 1 MHz), and SPI (up to 24 MHz), a 2 KB FIFO, programmable INT1 and INT2 (with FSYNC / CLKIN multiplexed on INT2), and APEX motion functions including pedometer, tap, tilt, wake-on-motion, and significant motion detection.

MANUFACTURERTDK InvenSense
PART NUMBERICM-42688-P
VERSION1.0.0
DOMAINSelectrical, mechanical
TAXONOMYsensor.motion
LICENSEApache-2.0
i2cspipower

UHD definition — interfaces

INTERFACE
DOMAIN
PROTOCOL · ROLE
SLOTS / PROFILE
PARAMETERS
Host I2C
electrical
i2c · slave
sda → AP_SDA / AP_SDIO / AP_SDI · scl → AP_SCL / AP_SCLK (profile: AP_SCL/AP_SDA (pins 13/14))
clock_freq 0 Hz – 1 MHz
Host I3C
electrical
i3c · slave
scl → AP_SCL / AP_SCLK · sda → AP_SDA / AP_SDIO / AP_SDI (profile: AP_SCL/AP_SDA (pins 13/14))
clock_freq 0 Hz – 12.5 MHz
Host SPI 4-Wire
electrical
spi · slave
mosi → AP_SDA / AP_SDIO / AP_SDI · miso → AP_SDO / AP_AD0 · sck → AP_SCL / AP_SCLK · ss → AP_CS (profile: AP_CS/AP_SCLK/AP_SDI/AP_SDO (pins 12/13/14/1))
clock_freq 0 Hz – 24 MHz
Host SPI 3-Wire
electrical
spi · slave
ss → AP_CS · sck → AP_SCL / AP_SCLK · sdio → AP_SDA / AP_SDIO / AP_SDI (profile: AP_CS/AP_SCLK/AP_SDIO (pins 12/13/14))
clock_freq 0 Hz – 24 MHz
AP_AD0 Address Strap
electrical
digital · input
ad0 → AP_SDO / AP_AD0 (profile: AP_AD0 (pin 1))
—
Interrupt 1 Output
electrical
digital · output
int1 → INT1 / INT (profile: INT1 (pin 4))
—
Aggregate Interrupt Output
electrical
digital · output
int → INT1 / INT (profile: INT (pin 4, all interrupts))
—
Interrupt 2 Output
electrical
digital · output
int2 → INT2 / FSYNC / CLKIN (profile: INT2 (pin 9))
—
Frame Sync Input
electrical
digital · input
fsync → INT2 / FSYNC / CLKIN (profile: FSYNC (pin 9))
—
External Reference Clock
electrical
clock · input
clkin → INT2 / FSYNC / CLKIN (profile: CLKIN (pin 9))
Nominal CLKIN frequency 32 kHz
VDD Power
electrical
power · input
vdd → VDD · gnd → GND (profile: VDD/GND (pins 8/6))
voltage 1.71 V – 3.6 V
VDDIO Power
electrical
power · input
vddio → VDDIO · gnd → GND (profile: VDDIO/GND (pins 5/6))
voltage 1.71 V – 3.6 V
PCB Surface Mount
mechanical
mechanical_connection · mounting_point
—
—
Required Power / Ground Connections (incl. pin 7 RESV tied to GND): all_of( pin_5, pin_6, pin_7, pin_8 ) · Host Interface (one protocol per design — shared AP_* pads): one_of( i2c_slave, i3c_slave, spi_4wire_slave, spi_3wire_slave ) · Pin 4: named INT1 vs aggregate INT: one_of( int1_output, int_output ) · Pin 9: INT2 / FSYNC / CLKIN (exactly one function): one_of( int2_output, fsync_in, clkin )

Artifacts